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Abstract
A method is presented showing that a 5-level cascade multilevel inverter for a three-phase
permanent magnet sychronous motor drive can be implemented using only a single DC link to
supply a standard 3-leg inverter along with three full H-bridges supplied by capacitors.
It is shown that the capacitor voltages can be regulated while achieving an output voltage
waveform that is 20% greater than that obained using the standard 3-leg inverter alone.
Finally conditions are given in terms of the power factor and modulation index that deter-
mine when the capacitor voltage can regulated.
1 Introduction
A cascade multilevel inverter is a power electronic device built to synthesize a desired AC voltage
from several levels of DC voltages. Such inverters have been the subject of research in the last
several years [1][2][3][4], where the DC levels were considered to be identical in that all of them
were either batteries, solar cells, etc. In [5], a multilevel converter was presented in which the two
separate DC sources were the secondaries of two transformers coupled to the utility AC power.
Corzine et al [6] have proposed using a single DC power source and capacitors for the other DC
sources. A method was given to transfer power from the DC power source to the capacitor in order
to regulate the capacitor voltage. A similar approach was later (but independently) proposed by Du
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et al [7]. These approaches required a DC power source for each phase. Similar methods have also
been proposed by Veenstar and Rufer [8][9]. The approach here is very similar to that of Corzine
et al [6] and Du et al [7] with the important exception that only a single standard 3-leg inverter is
required as the power source (one leg for each phase) for the three phase multilevel inverter. This
topology was proposed by Özpineci [10].
Specifically, the interest here is in using a single DC power source connected to a standard
3-leg inverter which in turn is connected to capacitors to form a 3-phase 5-level cascade multilevel
inverter to be used as a drive for a PM traction motor. The 5-level inverter consists of a standard
3-leg inverter (one leg for each phase) and an H-bridge in series with each inverter leg and using
a capacitor as a DC source. It is shown that one can simultaneously maintain the regulation of
the capacitor voltage while achieving an output voltage waveform which is 25% higher than that
obtained using a standard 3-leg inverter by itself.
2 Multilevel Inverter Architecture
Figure 1 shows a DC source connected to a single leg of a standard 3-leg inverter.
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Figure 1: One leg of a 3-leg inverter connected to a full H-bridge with a capacitor DC source.
The output voltage v1 of this leg (with respect to the ground) is either +Vdc/2 (S5 closed) or
−Vdc/2 (S6 closed). This leg is connected in series with a full H-bridge which in turn is supplied by a
capacitor voltage. If the capacitor is kept charged to Vdc/2, then the output voltage of the H-bridge
can take on the values +Vdc/2 (S1&S4 closed), 0 (S1&S2 closed or S3&S4 closed), or −Vdc/2 (S2&S3
2
closed). An example output waveform that this topology can achieve is shown in Figure 2.
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Figure 2: Five-level output waveform of the multilevel inverter.
When the output voltage v = v1 + v2 is required to be zero, one can either set v1 = +Vdc/2 and
v2 = −Vdc/2 or v1 = +Vdc/2 and v2 = +Vdc/2. It is this flexibility in choosing how to make that
output voltage zero that is exploited to regulate the capacitor voltage. In more detail, consider
Figure 3.
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Figure 3: To make the output voltage zero for θ1 ≤ θ ≤ π, one can either set v1 = +Vdc/2 and
v2 = −Vdc/2 (bottom left) or v1 = +Vdc/2 and v2 = +Vdc/2 (bottom right).
In the interval θ1 ≤ θ ≤ π, the output voltage in Figure 3 is zero and the current i > 0. If S1&S4
are closed (so that v2 = +Vdc/2) along with S6 closed (so that v1 = +Vdc), then the capacitor is
discharging (ic = −i < 0 see Figure 1) and v = v1+ v2 = 0. On the other hand, if S2&S3 are closed
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(so that v2 = −Vdc/2) and S5 is also closed (so that v1 = −Vdc/2), then the capacitor is charging
(ic = i > 0 see Figure 1) and v = v1 + v2 = 0.
The case i < 0 is accomplished by simply reversing the switch positions of the i > 0 case
for charge and discharge of the capacitor. Consequently, the method consists of monitoring the
output current and the capacitor voltage so that during periods of zero voltage output, either the
switches S1, S4, and S6 are closed or the switches S2, S3, and S5 are closed depending on whether it
is necessary to charge or discharge the capacitor.
Remark
As Figure 3 illustrates, this method of regulating the capacitor voltage depends on the voltage
and current not being in phase. That is, one needs positive (or negative) current when the voltage
is passing through zero in order to charge or discharge the capacitor. Consequently, the ability to
regulate the capacitor voltage depends on the power factor.
3 Simulation Results Using Multilevel PWM
A simulation of the multilevel converter driving a PM synchronous machine was carried out. The
basic block diagram for the simulation is shown in Figure 4
Figure 4: Top level Simulink block diagram.
The motor is controlled using a standard field-oriented controller [11]. The blocks marked phase
1, phase 2, and phase 3 contain the modeling of the multilevel converter. The switching scheme is
based on the standard multilevel pwm scheme [12]. The scheme is modified so that during those
time periods when the multilevel inverter has an output of zero volts, either the switches S1, S4, and
4
S6 are closed or the switches S2, S3, and S5 are closed depending on whether the current is positive
or negative and whether it is necessary to charge or discharge the capacitor.
The DC link voltage Vdc was set to 200 V so that the 3-leg inverter supplies ±100 V. The
capacitors were regulated to 100 V. The motor’s inertia is J = 0.1 kg-m2, the motor has np = 4
pole-pairs, the stator resistance is RS = 0.065 Ohms, the stator inductance is LS = 3 mH, the
torque/back-emf constant KT = Kb = 0.37 Nm/A (V/rad/sec) and the load torque τL = 19 Nm.
The capacitor value is C = 0.01 F.
For comparison purposes, simulations were performed using both the multilevel inverter of Figure
1 capable of supplying up to ±200 V and a standard 3-leg inverter (i.e., only the bottom half of
Figure 1) capable supplying ±100 V. Though the multilevel inverter can supply up to ±200 V,
it cannot do this and maintain regulation of the capacitor voltages. As pointed out in the above
remark, the ability to regulate the capacitor voltage depends on the power factor of the load. The
PM motor was run to achieve the highest possible speed under the given load and available voltage.
This is shown in Figure 5. The standard 3-leg inverter could only achieve a maximum speed of
212 rad/sec while the proposed multilevel inverter could get the motor up to 275 rad/sec using the
same DC source voltage.
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Figure 5: Rotor speeds achievable using a standard 3-leg inverter (left) and the proposed multilevel
inverter (right).
The corresponding voltages for the speed trajectories of Figure 5 are shown in Figure 6. The
standard 3-leg inverter is supplying a nearly six step wave form of Vdc/2 = 100 V maximum
corresponding to a fundamental voltage of (4/π)Vdc/2 = 127 V peak while the multilevel inverter
is outputting 170 V peak in steady state and up to 180 V before steady state.
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Figure 6: Left: Voltage using a standard 3-leg inverter. Right: Voltage obtained using the proposed
multilevel inverter.
The corresponding torques for the above trajectories shown in Figure 7. The chattering shown
in the torque response of the standard 3-leg inverter is due to the fact that the voltage is undergoing
saturation (see the left-side of Figure 6).
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Figure 7: Left: Motor torque using standard 3-leg inverter. Right: Motor torque using proposed
multilevel inverter.
The stator currents are shown in Figure 8. The current used in the multilevel inverter is higher
because it requires more torque to accelerate the motor to its higher speed (see Figure 5).
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Figure 8: Left: Stator current for the standard 3-leg inverter. Right: Stator current for the proposed
multilevel inverter.
The capacitor voltage as a function of time is plotted in Figure 9 showing that it is kept within
about 2 volts of the desired value.
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Figure 9: Capacitor voltage versus time.
An enlarged view of the capacitor voltage is shown in Figure 10 showing the regulation of the
voltage in more detail. The variation in the voltage will be less if a larger value of capacitance is
used (C = 0.01 F in the simulation).
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Figure 10: Expanded view of the capacitor voltage as a function of time.
To illustrate how the capacitor voltage regulation works, scaled versions of the capacitor voltage,
stator voltage, and stator current for phase 1 are shown in Figure 11.
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Figure 11: Scaled versions of the capacitor voltage, phase voltage, and phase current.
Note that the capacitor voltage decreases during those times the inverter is supplying ±100 V is
constant during those times the inverter is supplying ±50 V, and is increasing (recharging) during
those times the inverter is supplying 0 V. For example, a little after t = 5.577 seconds, the current
becomes positive and the inverter is required to put out (up to) 200 V (only 100 in the figure due to
the scaling) by the pwm scheme. The capacitor voltage (red) then decreases. Then shortly before
t = 5.579 seconds, the inverter is only required to supply up to 100 V (only 50 in the figure due
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to the scaling) and the capacitor voltage is constant. At about t = 5.579 seconds, the multilevel
pwm scheme is having the inverter supply 0 V for significant time intervals so that capacitor voltage
increases.
4 Simulation Results - Fundamental Frequency Switching
In this section a fundamental frequency switching scheme is used. By fundamental frequency
switching, it is meant that each device switches once per cycle in contrast to a pwm scheme for
which each device turns on and oﬀ several times a cycle (see Figure 11). Typically a fundamental
switching scheme results in a higher harmonic content in the lower frequency spectrum (closer to
the fundamental) than a pwm method, but has lower switching losses. In the 5-level multilevel
inverter under consideration here, a fundamental switching scheme is implemented by choosing two
angles θ1 and θ2 for when the devices are to be switched on as indicated in Figure 12. By symmetry
of the waveform, the rest of the switchings occur at π − θ1, π − θ2, π + θ1, π + θ2, 2π − θ1, 2π − θ2.
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Figure 12: Fundamental frequency waveform.
With the nominal capacitor voltage chosen as Vdc/2, one computes the switching angles θ1 and
θ2 as in [13][14]. Briefly, the Fourier series expansion of the (staircase) output voltage waveform of
the multilevel inverter as shown in Figure 12 is
V (ωt) = 4π
Vdc
2
×
∞X
n=1,3,5,...
1
n
³
cos(nθ1) + cos(nθ2)
´
sin(nωt). (1)
Ideally, given a desired fundamental voltage V1, one wants to determine the switching angles
θ1 and θ2 so that (1) becomes V (ωt) = V1 sin(ωt). In practice, one is left with trying to do this
approximately. For three-phase systems, the triplen harmonics in each phase need not be canceled
as they automatically cancel in the line-to-line voltages. In this case, where there are 2 DC sources,
the desire is to cancel the 5th order harmonic as it tends to dominate the total harmonic distortion.
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The mathematical statement of these conditions is then
cos(θ1) + cos(θ2) = m ,
V1
4
π
Vdc
2
(2)
cos(5θ1) + cos(5θ2) = 0
This is a system of two transcendental equations in the two unknowns θ1 and θ2. There are many
ways one can solve for the angles (see, for example, [15], [16], and [17]). Here the approach in [13]
and [18] is used. It is found that a solution to (2) exists for 0.6 ≤ m ≤ 1.909 and these solution
angles are plotted in Figure 13. Note that the fundamental is given by
V1 = m
4
π
Vdc
2
. (3)
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Figure 13: θ1 and θ2 versus m.
In the simulations presented here, the same PM motor as chosen for the multilevel pwm scheme
was used, but the motor was driven open-loop rather than closed-loop. The voltage magnitude was
ramped from 90 V to 180 V during the time interval from 0 to 3 seconds. The stator electrical
frequency fS was brought up smoothly from 0 to 175 Hz in 5 seconds resulting in a peak speed
of 2πfS/np = 275 rad/sec. This is the same speed trajectory as used in the closed-loop multilevel
pwm implementation above. The resulting speed response is shown in Figure 14, which is somewhat
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oscillatory due to the open-loop control. Because it is driven open loop, it is much more diﬃcult
to have the machine go up in speed with a significant load torque at the start. As a result, only a
viscous friction load torque was used with the viscous friction coeﬃcient chosen as f = 0.07 so that
at maximum speed the load torque is fωmax = f(2πfS/np) = 0.07 ∗ 275 = 19 Nm giving the same
steady-state load-torque as in the multilevel pwm case.
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Figure 14: Rotor speed in rad/sec versus time in seconds.
The commanded voltage magnitude [see (3)] and the computed fundamental of the inverter
output are given in Figure 15.
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Figure 15: Commanded and computed fundamental voltage in Volts versus time in seconds.
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The computed fifth harmonic of the voltage is plotted versus time in Figure 16. During the end
of the run when the speed is close to being constant, the fifth-harmonic is about 0.7 V compared
to the 180 V of the fundamental.
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Figure 16: Computed fifth-harmonic of the voltage in volts versus time in seconds.
The motor torque is shown in Figure 17, which as explained above, is oscillatory due to the open-
loop control. Note that at the end of the run, the torque is oscillating about 19 Nm to counteract
the (viscous-friction) load torque.
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Figure 17: Torque in N-m versus time in seconds.
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An enlarged section of the inverter output voltage of phase 1 is given in Figure 18 and shows
the fundamental switching scheme for a stator frequency of fS = 175 Hz.
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Figure 18: Enlarged view of the phase 1 voltage in Volts versus time in seconds.
The stator current response of phase 1 is plotted in Figure 19 and uses somewhat more current
than the closed-loop pwm scheme (see Figure 8).
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Figure 19: Phase 1 stator current versus time.
The capacitor voltage is shown in Figure 20 showing that the scheme regulates the voltage within
13
3 volts of the nominal value. The value of the capacitance is C = 0.01 F as in the multilevel pwm
case. An enlarged view of the capacitor voltage for 5.5 ≤ t ≤ 5.525 is shown in Figure 21.
4 4.2 4.4 4.6 4.8 5 5.2 5.4 5.6 5.8 6
96.5
97
97.5
98
98.5
99
99.5
100
100.5
Capacitor Voltage
Time (sec)
V
ol
ta
ge
 (V
)
Figure 20: Capacitor voltage in volts versus time in seconds.
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Figure 21: An enlarged view the capacitor voltage in Volts versus time in seconds.
Scaled versions of the capacitor voltage, stator current, and stator voltage versus time are
shown in Figure 22. Note that the capacitor discharges when the inverter is supplying ±200 V,
stays constant when the inverter is supplying ±100 V, and recharges when the inverter is supplying
0 V.
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Figure 22: Scaled capacitor voltage, stator current, and stator voltage versus time in seconds.
For example, a little after t = 5.575 seconds, the stator current becomes positive and the inverter
is required to supply 200 V. The capacitor voltage then decreases. Following this, when the inverter
is only required to supply 100 V, the capacitor voltage is constant. Next, the inverter is putting
out 0 V so that capacitor is charging and its voltage increases.
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5 Conditions for Capacitor Voltage Regulation
Let
vf(θ) = V sin(θ)
i(θ) = I sin(θ − ϕ)
where vf(θ) is the fundamental component of the voltage, i(θ) is the current, and ϕ is the power
factor angle. The objective here is to compute the conditions on θ1, θ2, and ϕ to ensure the capacitor
can be regulated to a desired value.
5.1 0 < ϕ < θ1
Consider the case where 0 < ϕ < θ1 as illustrated in Figure 23. During the interval θ2 < θ < π−θ2,
the capacitor loses the amount of charge
R π−θ2
θ2 I sin(θ− ϕ)dθ while during the intervals 0 < θ < θ1
and π−θ1 < θ < π the capacitor can be recharged (by choosing the switch positions appropriately)
by the amounts
R ϕ
0
I |sin(θ − ϕ)| dθ + R θ1ϕ I sin(θ − ϕ)dθ and R ππ−θ1 I sin(θ − ϕ)dθ, respectively.
π2
dcV
dcV2
1
dcV2
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−
dcV−
)(θv
π2θ1θ
ϕ
)(θi
θ
2θπ −
1θπ −
Figure 23: 0 < ϕ < θ1
In this case, keeping the capacitor charged requiresZ π−θ2
θ2
I sin(θ − ϕ)dθ <
Z ϕ
0
I |sin(θ − ϕ)| dθ +
Z θ1
ϕ
I sin(θ − ϕ)dθ +
Z π
π−θ1
I sin(θ − ϕ)dθ
I cos (θ2 + ϕ) + I cos (θ2 − ϕ) < (I cos (0)− I cos (ϕ)) + (−I cos (θ1 − ϕ) + I cos (0)) +
(I cos (ϕ)− I cos (θ1 + ϕ))
cos (θ2) cos (ϕ) < cos (0)− cos (θ1) cos(ϕ)
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or finally, the condition in this case is
cos (ϕ) < 1
cos(θ1) + cos (θ2)
(4)
5.2 θ1 < ϕ < θ2
Consider the case θ1 < ϕ < θ2 as in Figure 24. During the interval θ2 < θ < π − θ2, the
capacitor loses the amount of charge
R π−θ2
θ2 I sin(θ−ϕ)dθ while during the intervals 0 < θ < θ1 and
π − θ1 < θ < π the capacitor can be recharged (by choosing the switch positions appropriately) by
the amount
R θ1
0
I |sin(θ − ϕ)| dθ + R ππ−θ1 I sin(θ − ϕ)dθ.
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Figure 24: θ1 < ϕ < θ2
Thus keeping the capacitor voltage regulated requiresZ π−θ2
θ2
I sin(θ − ϕ)dθ <
Z θ1
0
I |sin(θ − ϕ)| dθ +
Z π
π−θ1
I sin(θ − ϕ)dθ
Expanding
I cos (θ2 + ϕ) + I cos (θ2 − ϕ) < (I cos (θ1 − ϕ)− I cos (ϕ)) + (I cos (ϕ)− I cos (θ1 − ϕ))
2I cos (θ2) cos (ϕ) < 2I sin (θ1) sin (ϕ)
or finally, the condition is
cos (θ2)
sin (θ1)
< tan(ϕ). (5)
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5.3 θ2 < ϕ < π/2
Finally, consider the case where θ2 < ϕ < π/2 as shown in Figure 25. During the subinterval θ2 <
θ < ϕ the capacitor is being charged as the current is negative while it is discharging in subinterval
ϕ < θ < π − θ2. Thus the total discharge in the interval θ2 < θ < π − θ2 is
R π−θ2
θ2 I sin(θ − ϕ)dθ.
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−
dcV−
)(θv
π
1θ
ϕ
)(θi
θ
2θπ −
1θπ −
2θ
Figure 25: θ2 < ϕ < π/2
Thus keeping the capacitor voltage regulated requiresZ π−θ2
θ2
I sin(θ − ϕ)dθ <
Z θ1
0
I |sin(θ − ϕ)| dθ +
Z π
π−θ1
I sin(θ − ϕ)dθ
Expanding
I cos (θ2 + ϕ) + I cos (θ2 − ϕ) < (I cos (θ1 − ϕ)− I cos (ϕ)) + (I cos (ϕ)− I cos (θ1 + ϕ))
2I cos (θ2) cos (ϕ) < 2I sin (θ1) sin (ϕ)
or finally, the condition is
cos (θ2)
sin (θ1)
< tan(ϕ) (6)
which has the same form as the previous case.
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5.4 Capacitor voltage regulation as a function of m and ϕ.
In summary, the conditions for capacitor voltage regulation in terms of θ1, θ2, and ϕ are
0 < ϕ < θ1 cos (ϕ) <
1
cos(θ1) + cos (θ2)
=
1
m
θ1 < ϕ < π/2
cos (θ2)
sin (θ1)
< tan(ϕ).
(7)
Notice at the boundary of the two conditions where ϕ = θ1, the two conditions are identical.
These conditions can be rewritten as
0 < ϕ < θ1 ϕ > cos−1(1/m)
θ1 < ϕ < π/2 ϕ > tan−1
µ
cos (θ2)
sin (θ1)
¶
.
(8)
Figure 13 is a plot of θ1 and θ2 in degrees versus m (the modulation index is m/2). For any
given value of m and ϕ, the values of θ1 and θ2 are found via Figure 13 and thus whether or not the
capacitor voltage can be regulated is straightforwardly checked using the conditions (7). What these
conditions say is, for any given value of m in the interval 0.6 ≤ m ≤ 1.909 (i.e., where conditions
(2) have a solution), the capacitor voltage can be regulated provided the power factor angle is large
enough.
6 Conclusions
A cascade multilevel inverter topology has been proposed that requires only a single standard
3-leg inverter and capacitors as the power sources. The capacitors obtain their power from the
3-leg inverter allowing the cascade multilevel inverter to put out significantly more voltage from a
given DC power source than just a three leg inverter alone. Both multilevel pwm and fundamental
frequency switching schemes were considered. Finally, subject to conditions in terms of the power
factor and modulation index (= m/2), it was shown that the capacitor voltages could be regulated.
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